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Abstract 
The low-cost potential of thin-film solar cells can only be 
fully realized if large-area modules can be made econonically 
with good production yields. This paper deals with two of the 
critical challenges. A scneme is presented which allows the 
simple, economical realization of the long recognized, preferred 
module structure of monolithic integration. Another scheme 
reduces the impact of shorting defects and, as a result, increases 
the production yields. Analytical results demonstrating the 
utilization and advantages of such schemes will be discussed. 
Introduction 
Thin-film solar cells are actively being studied because of 
their potential as truly low-cost, large-scale, power-generation 
devices. A s  a result, there have been significant improvements 
in the performance of these cells in the last few years. More 
than 10% conversion efficiency has been reported for at least 
four material combinations: (CdZn)S/CuZS, a-Si,2 CuInSe2/CdS, 
and CdS/CdTe.4 
not enough to use thin semiconductor films for device construc- 
tion. Considerable efforts are required in every aspect of cell 
design and fabrication to ensure that these cells could be 
marrufactured economicslly. This paper deals with two such 
aspects: the large area module design and the reduction of 
detrimental effects due to shorting defects. 
3 
To fulfill the low--cost potential, however, it is 
Large-Area Module Design 
Since solar cells are low-voltage, high-current devices. 
large-area cells needed for large-scale generation of electriLity 
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cannot be produCed by making large-area coatings. Some economic 
schemes for tappinc, the electrical output of the cells with 
minimum Joule losses have to be devised. This is not a trivial 
problem with thin-film cells, since the conductivity-limiting 
element is often the electrode layer buried under the thin active 
layers. Grid electrodes commonly used for bulk single-crystal or 
polycrystal cells cannot be used. In fact, even in cells whose 
structure allows the use of grid electrodes, pinhole problems (to 
be discussed later) make this approach undesirable. Instead, a 
monolithic integration design is preferred. 
In a monolithic integration design, a large-area solx cell 
is divided into small area elements which are then connected in 
series. This has the benefit that the voltage rather than the 
current of the small area elements is added when a large-area 
cell is made, and it also reduces the current path. Both tend to 
reduce the Joule loss. The merits of such a design for large-area 
solar modules have long been recognized. ’-lo 
such as photolithography developed for integrated circuits, it is 
also obviaus that, although the process will be rather expensive, 
the design is technically feasible. The challenge is to design a 
scheme and a process compatible with the large-scale manufacturing 
of solar modules at low cost. 
film cell as an example.’’ 
parent conductive IT0 or SnG2 coating (Fig. la) into electrically 
isolated, elongated stripes (Fig. lb). Continuous CdS and CdTe 
layers are then coated (Fig. IC), followed by a scribing process 
designed to expose some of the underlying conductive coating 
(Fig. Id). A continuous top electrode layer is then coated, 
making contact to the exposed transgarent conductive layer 
(Fig. le). A third scribing process separates the top electrode 
layer into stripes, completing the integration (Fig. If). 
Figure 2 shows the perspective view of a completed module. 
With techniques 
Earlier, we presented such a scheme using a CdS/CdTe thin- 
This is done by dividing the trans- 
This scheme using throe scribing operations to complete the 
monolithic integration is attractive because it does not use the 
expensive photofabrication process. Furthermore, no masking is 
needed in any of the thin-film deposition processes, and only 
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one-dimensional registration is required during the scribing 
steps. The spacial relationship of the three scribe lines also 
relaxes the registration requirements making the scheme compatible 
with low-cdst production processes. 
Scribing can be done by a variety of methods. For the 
transparent conductive layer, laser scribing is desirable because 
of its speed and cleanliness, and because of the mechanical 
hardness of the layer. For the other two cases, however, the 
necessity to scribe the top layers without damaging the underlying 
transparent conductive layer and the potential for laser-induced 
degradation of electrical properties in the semiconducting layers 
make mechanical scribing more desirable. The CdS/CdTe cell is 
particularly suitable for mechanical scribing because these 
semiconductor layers are much softer than the Sn02 or IT0 layers. 
Increasing the width of the individual cell elements reduces 
the fraction of wasted area due to integration but j.acrea!ses the 
current path and hence the Joule loss. Ths optimum cell width is 
therefore determined by seeking a compromise between these two 
factors. It is easy to show that the power loss due to these two 
mechanisms can be expressed by 
2 3  P = J R,L (L + W)-' + PW(L + W)-l 
whera J and P are the current haad power density of the cell at 
the operating point, respectively; Rn is the sheet resistivity of 
the oxide layer, W is the width of the wasted region due to 
scribing, and L is the active width of the cell. Assuming 
W << L, the optimum width of the cell can be expressec' by: 
1/3 
For a given kind of cell it is thus determined by the conductivity 
of the conducting oxide and the amount of area wasted for scrib- 
ing. The calculated optimum element width and the corresponding 
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power loss are shown in Figs. 3 and 4 for a sample case of P = 10 
mW/cmz and J = 18 mA/cmz. 
The Pinhole Problem 
Another problem unique to thin-film cells is that of hortin 
pinholes. This problem arises because thin-film solai cells 
often use two continuous electrode layers separated from e z r i  
other only by the semiconductors, which are just a few micrometers 
thick. Any defects in the semiconductor layers might result in a 
short between these electrodes, severely degrading the cell 
performance. 
Aandomly distributed pinholes can be described by the 
Poi ssoii di st r ibut i on : 
where P(x, A, Ndj gives the probability of finding defects in an 
area A with an average defect density Nd. Thus, the probability 
of finding a defect-free cell is: 
P ( 0 ,  A, Nd) = exp(-A*hd) ( 4 )  
This probability is thus extremely area sensitive. For 
example, for a defect density of O.OO1/cmz, the prcJability of 
getting a defect-free 1-cm2 cell is maybe aa high as 99.9%, 
easily leading one to conclude that defect problems do not exist 
in this thin-film cell system. In fact, however, the probability 
of producing just a 1000-cm' cell is less then 37% (Table 1). 
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Table 1. Yields of Pinhole bree Cells 
-2 Pibyhole Density, cm 
Area, cm' 0.001 0.01 0.1 1 
0.1 99.99 99.9 99 90.5 
1 99.9 99 90.5 36.8 
10 99 90.5 36.8 5 lom5 
-44 100 90.5 36.8 5 4 x 10 
0 -44 1000 36.8 5 4 x 10 
Since large-area cells have to be fabricated in a mass 
production environment, and care in manufacturing process control 
can only reduce defect density to a certain limit, it is desirable 
to devise a scheme that would reduce the detrimental effect of 
defects if they do exist. The scheme has to be compatible with 
low-cost processes also. The use of the monolithic intc?grat' 
scheme accomplishes some of this mission. The area of the iL a 
is divided into many elements, which are then connecteu 5n 
series. A defect degrades only the element it resides on and FQt 
the whole cell; its effect is thus reduced. 
The detrimental effect cf defects can be further reauced k,, 
a cross-cutting scheme. l2 Basically, an integrated moa, 1 .  
indiscriminately dividcd into many parallel subarrays by i. 1, ; ;y, 
perpendicular to the direction of the scribes for integration, 
through all the thin-film coatings on the substrate (Fig. 5). 
The subarrays are electrically isolated from each other except at 
the two ends, where common electrodes cc,inect them in parallel. 
The beneficial effect of cross-cutting can be appreciated 
from a special example (Fig. 6). A module having 10 cells 
connected in a series is assumed to have 10 defects strategically 
placed such that there is a defect in each individual element. 
The whole module is inoperative because all the elements are 
shorted. Now if the module is cross-cut into 10 subarrays each 
containing just one defect, only 10% of the power output from the 
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module is lost becaus-. only one element in each subarrdy is 
shorted. 
The effect of cross-curting in a more general case can be 
analyzed as follows. We assume that all cel1.s behave ideally 
with their I-V relationship given by 
eV 
nkT I = Io(exp --. - (5) 
where Io is the reverse saturation current, IL is the light 
generated current, n is the diode factor, e is the electron 
charge, and k is the Boltzmann's constant. We also assume that 
all defects behave like perfectly conducting paths, rendering the 
cell elements on which they reside totally inoperative but not 
adding any series resistance to the rest of the array. 
The defect density has to be in a reasonable range P?r the 
cross-cutting to be effective or mea:,ingfiil. Too high a defect 
density necessitates cross-cutting the array into such fine 
divisions that it becomes impractical. It is easy to &ow that., 
with such reasmable defect density, for a module of area A 
consisting of N cells connected in series and divided into M 
subarrays, esseutially none of the . )M subcells contain more than 
one defect. T?*.s a subarray with x defects uehaves like one with 
(N - x )  subce.tis in a series. The J-V relationshi? of such a 
Abarray can be represented k.11 
- 1 1  
Since an array is constructed of 1.1 subarrays in parallel, the I-V 
relationship of the array is given by 
where the subscript i denotes the ith sdbsrray. 
LOO 
In practical applications, many of these arrays are connected 
in parallel. The large number of subarrays involved justifies 
the use of probabilities and Eq. (7) is replaced by: 
where x is the probability for finding x defects in a subarray: 
Given the values for the various constants in Eq. (81, the power 
output of the parallel assembly can be calculated and compared 
with that of a defect-free case (x = 0, Nd = 0). 
Such calculations have been carried out using parameters for 
3 an idealized thin-film CdS/CdTe solar cell: IL = 19 mA/cmZ, 
A/cm2, n = 1.78 under 75 mW/c;m2 of AM2 suilight. 
In these calculations the array is assumed to consist of 60 cells 
in a series. Figures 7 and 8 show the calculated power loss ana 
respectively, as a function of cross-cutting for several 
Nd*A values. Figure 9 compares the power loss as a function of 
Nd*A between an undivided array and ane which has been divided 
into 10 subarrays. The reduction of power l o s s  is substantial, 
and this reduction is achieved through indiscriminative cross- 
cutting of the array. 
- 10 I o  = 5.4 x 10 
vQc 
The power l o s s  can be further reduced by increasing cross- 
cutting, but the marginal benefit decreases. In practice the 
degree of cross-cutting is determined by a balance between the 
benefit and the added production c~sts as well as area lost due 
to cross-cutting. 
S ummar ,.
Two simple schemes which improve the potential for low-cost 
production of large area thin-film solar cell modules have been 
presented. The analysis was carrieci out based on thin-film CdS/ 
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CdTe solar cells but the schemes should be generally applicable 
to other thin-film cells as well. 
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FABRICATION STEPS OF AN INTEGRATED CELL 
. _  ... . : -  ...-.-. ITQ 
Class a. 
b 
c. 
I TO I I  a n .  .. . .: i F  
Glass 
CdS/CdTe 
IT0 ~ , . _ .  
G l a u  
CdS/CdTo 
d. I T 0  
Glass 
Au 
Au 
CdS /CdTo 
I T 0  f. 
Gloss 
Figure 1. Fabrication steps of a monolithically integrated 
module. 
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Au 
Cd S/Cd Te 
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Figure 3 .  
module. 
Perspective view of a monolithically integrated CdS/CdTe 
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Figure 3. 
resistivity of the  conductive oxide layer and the  scribing waste. 
Dependence of the optimum cell width on the 
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I 
I I # 
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Figure 4. 
the r e s i s t i v i t y  of conductive oxide and scribing waste. 
Dependence of the power loss a t  optimum c e l l  width orA 
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Crosscut 
Common Electrode 
figun 5. 
The cross-cut lines are scribe lines cutting through all thin- 
f i l m  layers on the substrate. 
A monolithically integrated array w i t h  cross-cuts. 
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0 
0 
0 
0 
Figure 6. A special example showing the beneficial effect of 
cross-cutting. (a) Without cross-cutting, all cells in the array 
have one shorting defect. No output is expected from the array. 
(b) W i t h  cross-cutting, one cell in each subarray has a shorting 
defect. Only 10% of the power is lost due to defects. 
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- \ P=30 
1 I 1 b I 
2 4 6 0 IO 
Number of suborroys formed by cross-cutting 
figure 7. Effect of cross-cutting on the defect-induced power 
loss of an integrated array consisting of 60 cells in series. 
-- rExpected volue of o defect-free array 
v, c - 
E 
Nd*A= 10 
Nd*A= 20 
I 1 I I I 
Number of suborrays formed by cross-cutting 
2 4 6 8 Ib 
Figure 8. 
integrated array consisting of 60 cells in series. 
Effect of cross-cut on the voltage output of an 
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No cross-cutt inq 
80 
0 c
Number of pinkies in the given oreo, Nd*A 
Figure 9 .  
defect densi ty  for an array of 60 cells i n  series. 
Percentage power loss due to shorting a s  a function of 
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DISCUSSION 
LBSK: Are these shorts just through the cad sulfide, which is about a hundred 
times thinner than the cadmium telluride, or do you have to go all 
the way through both layers and short cold to the ITO? 
TYAN: There are all kinds of different shorts. We are in the situation where 
we are not producing 1 ft2 cells. 
our yield is pretty good, about 99%. 
experiencing a large number of defects. 
here is a schome that will take care of defects when you make 
large-area modules. It doesn't really matter what kind of shorts 
you have. 
We are in the laboratory, so 
What we are presenting 
We are not actually 
LESK: Your cad telluride is quite conductive compared with intrinsic 
amorphous silicon. 
sulfide layer, it would make it look like a short all the way 
through, is that right? 
If you had a short Just through the cad 
TYAN: Cad sulfide is a semiconductor also. In the process we use the cad 
sulphide is rather insulated. So, even if we have a direct short 
between metal and cad sulfide, you still have some contact with 
resistance, which may or may not be enough when you try to make a 
module. 
You can reduce the impact by doing this. 
We still have the shorting problem due to that contact. 
ROYAL: I noticed that there are very high temperatures in the process, where 
you have a substrate temperature of 6OOOC or so. 
problems in that area? 
Are there any 
TYAN: That is the only way we know of making it. 
EICKLBR: It might be worth pointing out to people who contemplate using this 
process that Eastman Kodak has patented this design. Am I correct? 
YERKES: Why don't you go ahead and make a 1 ft2 array? What is holding you 
up? 
ahead and do something! 
We've been hearing this from Kodak since 1982. Let's go 
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